slub devlog 10-6
time start: 2026年10月6日 time end: 2026年10月8日 slub 慢速分配路径 4564 进入___slab_alloc函数后，就是慢速分配路径 /* * The slab lists for all objects. */ struct kmem_cache_node { spinlock_t list_lock; unsigned long ...
Read moredevlog
Posts grouped in this category.
slub devlog 9-14
slub 快速分配路径 static __fastpath_inline void *slab_alloc_node(struct kmem_cache *s, gfp_t gfpflags, int node, const struct slab_alloc_context *ac) {} 在快速分配路径中，会使用 slab_pre_alloc_hook进行预检，通过在 m...
Read moreImplementing Minimal U Mode in FrostVista OS: Addressing Forgotten Issues and Overcoming Challenges
Implementing Minimal U Mode in FrostVista OS: Addressing Forgotten Issues and Overcoming Challenges
Read moreInvestigating issues in implementing the minimal U mode and questions regarding the xv6 implementation
Analysis of xv6 trampoline implementation, page table switching, and sfence.vma usage in U/S mode transitions.
Read moreImplementation of UART interrupts
Implementing UART TX interrupts with buffer management, LSR register handling, and debugging ebreak interrupt issues.
Read moredevlog 12-23
Implementing CLINT timer interrupts with RISC-V privilege mode handling, mscratch usage, and interrupt delegation challenges.
Read moredevlog 12-21
Clarifying IP vs IE interrupt concepts in RISC-V, hardware configuration issues, and trap entry point implementation lessons.
Read morePTE's Confusion Issues and Problem Tracking and Handling
Addressing chicken-and-egg problems in high-address mapping, PTE allocation misconceptions, and implementing ekalloc for boot-time memory management.
Read moredevlog 12-19
Challenges in implementing high-half kernel mapping, modifying kalloc for pre/post-paging allocation strategies.
Read morePrivilege Level Switching and Simple Trap Implementation
Understanding VA2PA translation in sv39 three-level page tables and building minimal MVP with xv6 reference.
Read morePrivilege Level Switching and Simple Trap Implementation
Exploring RISC-V privilege architecture for Sv39 paging, PMP configuration, and trap delegation from M-mode to S-mode.
Read moredevlog 12-12
Brief note on implementing cyclic lists with sentinel nodes for memory allocator modification.
Read moredevlog 12-11
Development log covering directory structure setup, printf encapsulation challenges, and LD linker issues in kernel development.
Read moreUART Manual Review and Analysis of xv6 uart.c
Detailed analysis of UART 16650 registers in xv6's uart.c implementation, covering IER, FCR, LCR configurations and their manual specifications.
Read more