Privilege Level Switching and Simple Trap Implementation
Exploring RISC-V privilege architecture for Sv39 paging, PMP configuration, and trap delegation from M-mode to S-mode.
Read moreLatest posts
Fresh notes generated from your Markdown folder.
devlog 12-12
Brief note on implementing cyclic lists with sentinel nodes for memory allocator modification.
Read moredevlog 12-11
Development log covering directory structure setup, printf encapsulation challenges, and LD linker issues in kernel development.
Read moreUART Manual Review and Analysis of xv6 uart.c
Detailed analysis of UART 16650 registers in xv6's uart.c implementation, covering IER, FCR, LCR configurations and their manual specifications.
Read more